This part of IEC 62899 specifies the measurement methods of the width of line pattern and spaces between the line patterns in printed electronics. These printed line patterns are treated as two-dimensional on a substrate. When the patterns are definitely affected by three-dimensional configurations, these are specified in measurement methods for vertical variance in printed electronics.