Delay and power calculation standards - Pre-layout delay calculation specification for CMOS ASIC libraries